... since the SCU-control register does not exist (resverved area on Cortex-A15). Setting this bit leads to second-level translation table faults on CPU1.
... since the SCU-control register does not exist (resverved area on Cortex-A15). Setting this bit leads to second-level translation table faults on CPU1.